A Hybrid Seven Level Inverter Topology Formed by Cascading T-Type and Active Neutral Point Clamped Inverter for Induction Motor Drives
Fragment książki (Materiały konferencyjne)
MNiSW
15
WOS
| Status: | |
| Autorzy: | Yadav Apurv Kumar, Gopakumar Kumarukattan Nair, Krishna Raj R., Umanand Loganathan, Bhattacharya Subhashish, Jarzyna Wojciech |
| Dyscypliny: | |
| Aby zobaczyć szczegóły należy się zalogować. | |
| Wersja dokumentu: | Elektroniczna |
| Arkusze wydawnicze: | 0,5 |
| Język: | angielski |
| Strony: | 4423 - 4428 |
| Web of Science® Times Cited: | 3 |
| Scopus® Cytowania: | 6 |
| Bazy: | Web of Science | Scopus |
| Efekt badań statutowych | NIE |
| Materiał konferencyjny: | TAK |
| Nazwa konferencji: | 44th Annual Conference of the IEEE Industrial Electronics Society |
| Skrócona nazwa konferencji: | IECON 2018 |
| URL serii konferencji: | LINK |
| Termin konferencji: | 21 października 2018 do 23 października 2018 |
| Miasto konferencji: | Washington |
| Państwo konferencji: | STANY ZJEDNOCZONE |
| Publikacja OA: | NIE |
| Abstrakty: | angielski |
| This paper proposes a hybrid 7-level inverter scheme formed by cascading basic inverter cells. The proposed inverter is realized by cascading basic 3-level T-type converter with 5-level active neutral point clamped inverter. The proposed topology uses low voltage semiconductor devices and floating capacitors which are balanced in every PWM switching cycle using pole voltage redundancies for every pole voltage levels. The balancing of capacitors are independent of modulation index and load power factor. The topology forms two stacks at the front-end which uses individual symmetrical reduced DC sources and each stack works only for half the fundamental period. The open loop V/f control is simulated as well as experimentally verified on induction machine using proposed inverter topology. The experimental and simulation results for transient and steady state operations are included in the paper. Further, a brief comparison of proposed topology with conventional 7-level topologies have also been included. |
